Abstract-Tri-level resistive switching behavior was observed in an Al 2 O 3 /SiO 2 gate stack with Ru metal nanocrystals embedded in the Al 2 O 3 layer. The device was successfully switched among three resistance states (high, medium, and low) after a forming process using a simple electrical method. The resistance ratio of the high-resistance state to the low-resistance state is more than 10 3 . The insulator-to-conductor (and vice versa) transition of the Al 2 O 3 and SiO 2 dielectric layers is elucidated by a physical model, which invokes oxygen ion (O 2− ) trapping/detrapping at the metal-oxide interfaces, as well as O 2− transport and annihilation with the oxygen vacancies in the breakdown percolation path. The switching transition of each individual dielectric layer is found to be dependent on the polarity of the gate bias. This new understanding opens the prospect of metal-nanocrystalbased Al 2 O 3 /SiO 2 gate stacks for a resistive switching memory application.
I. INTRODUCTION
R ECENTLY, a memory concept known as resistive random access memory (ReRAM), which is based on electrically stimulated resistance change of metal-insulator-metal (MIM) structure has been pursued as the next-generation nonvolatile memory (NVM) cells for the replacement of traditional flash memory. The "I" (insulator material) in MIM can be one of a wide range of metal oxides [1] , [2] or organic compounds [3] sandwiched between two electrodes. The resistance of the insulator material can be set between different levels by the application of an external electric field. Several models for the mechanism of resistive switching have been proposed, e.g., the conductive filament model [4] and charge-trapping model [5] . However, the development of ReRAM, to date, has been impeded by the lack of a reliable driving mechanism for resistive switching. Alternatively, a metal-nanocrystal (MNC)-based high-κ/ SiO 2 gate stack has been proposed as a potential chargetrapping device for future NVM candidate [6] . It adopts the traditional flash memory structure but replaces the continuous layer of floating gate with discrete MNCs [7] . In this paper, we report the resistive switching behavior of an MNC-based Al 2 O 3 /SiO 2 gate stack with "metal-insulator-semiconductor (MIS) embedded with MNC" structure. We believe that, with further engineering of the constitutional layers, this kind of gate stack would be a potential candidate for ReRAM or mixedmechanism memory applications.
II. EXPERIMENTAL
Fabrication of the devices was performed using n-type Si wafers with a doping level of ∼ 3 × 10 19 /cm 3 of As. After surface cleaning by HF, a 4-nm tunnel oxide of SiO 2 was thermally grown on the wafer. MNC formation was realized by a metal deposition via a physical vapor deposition sputter in a 200-mm Endura tool followed by annealing at 500
• C for 10 s in N 2 ambient. A 6-nm Al 2 O 3 high-k layer was then deposited as the block oxide. More details of the fabrication procedures can be found in [8] . Fig. 1 shows a transmission electron microscope (TEM) cross-section micrograph of the gate stack. Note that the average diameter of the MNC is 3 nm [8] , and since the TEM sample thickness is 200 nm, the MNCs appear to be overlapped. Gate electrodes of Au dots with a thickness of 300 nm and a diameter of 160 μm were formed by electron-beam evaporation. The resistance switching from high-resistance state (HRS) to medium-resistance state 0018-9383/$26.00 © 2010 IEEE (MRS) or low-resistance state (LRS), i.e., the SET process, utilizes a constant voltage stressing (CVS) procedure with a stressing voltage (V SET ) of +6 V and a compliance current limit (I max ) of 100 nA (to attain MRS) or 500 nA (to attain LRS) selectively. The CVS is not stopped until the capacitor leakage current (I leak ) reaches I max . The value of V SET is determined by the mean breakdown voltage in the voltage ramp test of about 20 equivalent electrodes distributed over a wafer area of 10 × 10 cm 2 . Switching from LRS to MRS or MRS to HRS (RESET process) utilizes a 20-s constant voltage of
A voltage ramp of 0 to −2 V was applied to the gate electrode to check the resistance/conductance of the gate stack. The dielectric relaxation current (I relax ) [9] was measured immediately after the removal of an initializing voltage of 3 V for a stressing time of 5 s. All experiments were measured at room temperature by a Keithley 4200 semiconductor characterization system with a minimum time delay of 100 ms.
III. RESULTS AND DISCUSSION

A. Tri-Level Resistive Switching
In order to observe resistive switching behavior in the MNCbased Al 2 O 3 /SiO 2 gate stack, a soft breakdown (SBD) of both Al 2 O 3 and SiO 2 layers is required. This process resembles the "forming" stage in the MIM ReRAM [10] . Fig. 2 shows a typical switching behavior in the positive and negative voltage sweep tests. After the SBD (forming process) at +6. Successful tri-level resistive switching is realized when utilizing CVS as the stressing method. The V SET and forming voltage value are chosen to be +6 V, which is a bit smaller than the mean breakdown voltage in the voltage sweep tests to ensure reasonable time to breakdown. The V RESET+ and V RESET− values are chosen to be +4 V and −4 V with the same stressing time of 20 s to attain stable RESET resistance states. Fig. 3 presents the voltage sweep of 0 to −2 V and the relaxation current measured on a fresh sample. The fresh sample is in a first HRS (denoted as HRS1), by virtue of the presence of the two insulating dielectric layers (Al 2 O 3 and SiO 2 ). The I relax of the fresh sample follows the Curie-von Schweidler law [9] :
where I is the I relax , t is the time, a is a constant, and n is a positive integer. The "I relax versus time" curve is a straight line in the log-log scale.
The contribution of the SiO 2 layer to the total gate stack dielectric I relax is negligible because of its quick decay time and small magnitude, compared to high-κ films [11] . Thus, the I relax provides direct information on primarily the insulator integrity on the Al 2 O 3 layer.
After the forming process of +6 V CVS with I max of 500 nA, a voltage ramp of 0 to −2 V shows that the device is in a first LRS [LRS1 in Fig. 3(a) ]. The switching from LRS to first MRS (MRS1) is realized by a short CVS with a V RESET+ of +4 V for 20 s. Fig. 3(a) shows that, in the MRS, I leak is still more than two orders of magnitude larger than that of the fresh sample. We can then use the same forming process (V SET = +6 V, I max = 500 nA) to switch the first MRS (MRS1) to a second LRS (LRS2). To RESET the device back to an HRS, we first use a V RESET+ of +4 V for 20 s to bring the sample from second LRS (LRS2) back to second MRS (MRS2). Subsequently, by utilizing a negative RESET voltage (V RESET− = −4 V for 20 s), the device could be switched from second MRS (MRS2) back to a freshlike second HRS (HRS2). In Fig. 3(a) and (b) , it can be seen that both I leak and I relax of the second HRS (HRS2) overlap that of the fresh first HRS (HRS1), thus signifying a complete RESET process. We can then repeat the entire sequence by using a SET condition that is the same as the forming process (V SET = +6 V, I max = 500 nA) to bring the device from the freshlike HRS2 to another LRS. Alternatively, with the same V SET but reduced compliance current (I max = 100 nA), the device can directly reach another MRS.
The repeatability and reversibility of the resistive switching are next studied. Fig. 4 shows the effective resistance of the gate stack at V bias of −1 V for 40 SET/RESET switching cycles. The gate stack resistance exhibits a consistent and stable behavior when switched among the three resistance states by applying the corresponding SET/RESET voltages described before. We observe that HRS-to-MRS switching and MRSto-LRS switching processes are bidirectional. However, HRSto-LRS switching is unilateral (i.e., single way). Switching from an LRS directly to a freshlike HRS is only possible when the stack first goes through a transition state of MRS (i.e., first switch to MRS by application of V RESET+ , followed by V RESET− to RESET to HRS). We found that applying a V RESET− of −4 V to LRS, to attempt direct RESET to HRS, brings the gate stack into unstable resistance states that cannot be maintained during the subsequent voltage ramp of 0 to −2 V and relaxation current tests; hence, we exclude the feasibility of a direct RESET from LRS to HRS. Table I summarizes the switching conditions between the three resistance states.
We postulate that the three observed resistance states correspond to fresh or freshlike gate stack (no dielectric breakdown, HRS), stack with broken-down SiO 2 layer (MRS), and stack with both Al 2 O 3 and SiO 2 layers broken down (LRS). Fig. 3(a) shows that, when the device is at MRS, I leak is over 100 times larger than its HRS. Since the I relax of MRS in Fig. 3(b) still obeys the Curie-von Schweidler behavior (a straight line with negative slope of −n), we postulate that, at the MRS, only the SiO 2 layer is broken down, whereas the top Al 2 O 3 layer still retains its insulator property. It can be seen in Fig. 3(b) that, when the device is at the LRS, the I relax after the SBD forming process shows no Curie-von Schweidler behavior, indicating that the Al 2 O 3 layer has also lost its insulator property (i.e., broken down) [12] . In addition, I leak is now much larger than any reasonable tunneling currents from either a 4-nm SiO 2 or even a 3-nm (thickness of the whole high-κ layer minus the mean diameter of the MNC) Al 2 O 3 . We therefore postulate that both dielectric layers of Al 2 O 3 and SiO 2 have been broken down and a percolation path [13] has been formed, shorting the gate and substrate.
B. Physical Model
Here, we propose a physical model to explain the tri-level resistive switching behavior induced by the application of electrical field of the MNC-based Al 2 O 3 /SiO 2 gate stack. Fig. 5(a) shows the schematic of the fresh device cross section at its initial HRS (HRS1). Oxygen vacancies (V o ) began to accumulate in the Al 2 O 3 and SiO 2 during a CVS or voltage sweep test. An SBD event of both dielectric layers (forming process), which is illustrated in Fig. 5(b) , happens when the density of electrical stress-induced V o reaches a critical value, so that a percolation path is formed by oxygen deficiency through both the Al 2 O 3 and SiO 2 layers [14] - [16] , resulting the device into its first LRS (LRS1) [Fig. 5(b) ].
The expelled oxygen travels in the form of ions (O 2− ) and can be trapped in the Au/Al 2 O 3 and Ru MNC/oxide (Al 2 O 3 and SiO 2 ) interfaces, which act as O 2− reservoirs [17] . Due to the fact that the MNCs are individual spheres with an average diameter of 3 nm and a mean spacing of ∼1 nm, the MNC/oxide interface will have a larger effective surface area than that of the Au/Al 2 O 3 interface, thus storing a larger amount of O 2− ions [ Fig. 5(b) ]. V o that is present in the SBD could either be neutral (with trapped electrons) or positively charged (V 2+ o , trapped electrons are depleted) [18] .
If we apply a V RESET+ of +4 V [ Fig. 5(c) reservoir that stores less amount of O 2− ions (the Au/Al 2 O 3 interface), and this is likely insufficient to fully passivate that section of the percolation path. The resulting unstable resistance states in this case could be due to the partially passivated Al 2 O 3 layer being in the regime of digitallike breakdown [20] .
IV. CONCLUSION
The dielectric SBD and selective recovery of the top and bottom dielectric layers in a metal-nanocrystal-based Al 2 O 3 /SiO 2 gate stack have been successfully realized by a simple electrical method, giving rise to three distinct resistance states. We have proposed a model to explain these observations based on oxygen ion detrapping from the metal-oxide interfaces (including MNC/oxide interfaces), which serve as oxygen ion reservoirs, and the passivation of depleted oxygen vacancies in the dielectric breakdown percolation path. Gate-bias-dependent oxygen vacancy annihilation in percolation path in dielectric layers has been proposed as the mechanism responsible for the electrical tri-level resistive switching.
